Adaptive Real-Time Systems Laboratory (ARTS-Lab)

An Interdisciplinary Cyber-physical Systems Lab at USC

Austin R.J. Downey Associate Professor Mechanical Engineering Civil and Environmental Engineering



Molinaroli College of Engineering and Computing

How We See Ourselves

We use foundational science

Day School



to develop essential tools



to solve real-world problems



public domain

Dan Thompson

We are Engineers (mostly)



Data Assimilation









Embedded Systems

Sensing



Flexible Electronics





In Situ Monitoring of AM







Nuclear Magnetic Resonance









Water Quality Sensors



senior packa





Vibration Sensors



Geo Technical Sensors

Data Assimilation







Civil Structures









High-Rate Systems







Battery Systems



ind productor

(forecasted signal

L=0.5 s

1.50

calculate

error

1.25

Embedded Systems





Microcontroller/7 microprocessor







Real-Time OS







Supporting Agencies, Companies, and Partners

































The High-rate Challenge

Description of High-rate Dynamics

High-rate (<100ms)



High-amplitude (acceleration > 100 g)



The deceleration event in drop tower tests typically lasts for 0.5ms



- Large uncertainties in the external loads.
- High levels of nonstationarity and heavy disturbance.
- Generations of unmodeled dynamics from changes in mechanical configuration.

High-Rate Systems

Hypersonic vehicles



Ballistic packages



Debris approaching space shuttle



Lightning strikes on aircraft



Civil Structures



Fighter jets



Active High-Rate Systems (Airbags)





Active High-Rate Systems (Electronics)

PCB failures under shock are caused by:

- Bending of the base PCB board, causing stresses to build up at the solder balls.
- Adhesion challenges of masses (components) accelerating away from the PCB.



14 Wong, E. H., Yiu-Wing Mai, and Matthew Woo. "Analytical solution for the dampeddynamics of printed circuit board and applied to study the effects of distorted half-sine support excitation." IEEE Transactions on advanced packaging 32.2 (2009): 536-545. Seah, S. K. W., Wong, E. H., Ranjan, R., Lim, C. T., and Mai, Y. W., 2005, "Understanding and testing for drop impact failure," ASME Pacific Rim Technical Conference and Exhibition on Integration and Packaging of MEMS, NEMS, and Electronic Systems, pp. 1089-1094.



Data Driven or Physics Based State Estimation



Data Driven or Physics Based State Estimation

• Data-driven:

- Potential to be faster
- Easier to implement
- · Students excited to work on it
- AI/ML is moving quickly

• Physics-based:

- Potential for prognostics
- Potential for real-time control
- Better suited for decision-making
- Better suited for un-foreseen dynamics



It was hard to decide, so we did both

Timeline of Efforts on State Estimation

Physics-based



Data Driven Model Updating (Theory and Proof of Concept)

Data Driven Model Updating (Theory and Proof of Concept) Electronic Components Under Shock (Application) FPGA Implementation (Timing Consideration)

LSTM-based Real-time State Estimation

In this work:

- Long short-term memory (LSTM) models are used for real-time state estimation.
- Experimentally validated on NI-Linux Real-Time.







Long Short-term Memory Model

LSTM features and development:

- LSTMs are a Recurrent Neural Network (RNN) that propagates through long- and short-term memory forms.
- Four stacked LSTM cells (30, 30, 15, 15 units) with a fully connected layer at the output.
- LSTM network is trained offline.







Real-time Validation on Embedded Systems

Real-time validation performed on an embedded system running:

- The experimental setup consisted of two subsystems:
 - Hardware reproducing Signals reproduces the DROPBEAR dataset using a digital to analog converter.
 - Real-time Target digitizes the analog voltage and feeds the input into the LSTM architecture (cRIO-9035).
- Data is sampled at 400 S/s, therefore, a prediction is made every 2.5 ms.
- State predictions are returned via a first-in-first-out (FIFO) buffer to the host PC).



Real-time LSTM Modeling Results

LSTM model performance results:

- SNRdB of 43.2 dB.
- RMSE of 12.8 mm.
- LSTM traces reference pin location closely.

Timing accuracy results:

- Execution-time jitter in observed (expected).
- Timing follows a normal distribution.



Algorithm Timing





Code, Data, and Resources

- This work will be presented at ASME-IDETC under the title "Progress Towards Data-driven High-rate Structural State Estimation on Edge Computing Devices".
- Open-Source library for Deploying LSTMs to the NI Linux Real-time Operating System at: <u>https://github.com/ARTS-Laboratory/LabVIEW-LSTM</u>
- Code for ASME-IDETC conference paper at: <u>https://github.com/ARTS-Laboratory/Paper-</u> <u>Progress-towards-data-driven-high-rate-structural-state-estimation-on-edge-computing-devices</u>
- Dataset available on GitHub at: https://github.com/High-Rate-SHM-Working-Group/Dataset-2-DROPBEAR-Acceleration-vs-Roller-Displacement



Electronic Components Under Shock (Application)

Data Driven Model Updating (Theory and Proof of Concept) Electronic Components Under Shock (Application) FPGA Implementation (Timing Consideration)





https://github.com/High-Rate-SHM-Working-Group/Dataset-5-Extended-Impact-Testing











LSTM-based Real-time State Estimation

LSTM forward pass

STM layer,

50 units

softmax activation

Dense top

healthy

state

damage

state

In this work:

0

- Long short-term memory (LSTM) models are used for realtime state estimation.
- Models are initially trained offline on pre-recorded data.
- LSTM architecture is (50, 50 units) with a dense layer at the output with SoftMax activation

input acceleratioon

STM

layer,

50 units



Model Results

Prediction of survivability of PCB exposed to shock loads



FPGA Implementation (Timing Consideration)

Data Driven Model Updating (Theory and Proof of Concept) Electronic Components Under Shock (Application) FPGA Implementation (Timing Consideration)

Model Deployment on

LSTM model deployed on a Xilinx Virtex 7 (VC707) FPGA:

- Implemented in 8-bit,16-bit and 32-bit fixed point .
- Developed an LSTM hardware accelerator using
- Design of an LSTM accelerator framework using high-level synthesis (HLS)
- Goal: to meets the real-time requirements set by high-rate applications.
- Findings: outermost loop pipelining generates a more efficient hardware design than outermost loop unrolling of the algorithm.



LSTM deployment on an FPGA The developed hardware accelerator is split up into the LSTM's gates for deployment.



LSTM Operations for HDL Design

Model Selection

- A 3-layer configuration with 15 units per layer provided the highest signal to noise ratio (SNR).
- The model utilizes 16 input features derived from the uniformly sampled input signal at the preceding time step.
- The selected model generates an output state prediction every 500 µs on Real-Time National Instruments testbed system.



Custom LSTM Hardware Accelerator

Building a hardware accelerator that for deploying LSTMS with a focus on latency

HLS Implementation

- Designed with C++ in Vitis HLS.
- Two main units in the accelerator architecture:
 - Matrix-vector operations(MVO) unit
 - Element-wise operations(EVO) unit.
- Depending on the size of the LSTM network and the compiling capacity of the synthesis tool, arrays were partially or entirely partitioned to generate multiple BRAMs.
- Pipeline pragmas were used for the outer loops of the functions associate with LSTM gates. This unrolled the internal loops facilitating parallel multiplication.
- However, due to limited port of Block RAMs, full parallelization of operations was not achievable with HLS.



Custom LSTM Hardware Accelerator

Building a hardware accelerator that for deploying LSTMS with a focus on latency

HDL Implementation

- Designed with Verilog to obtain more flexibility than HLS design.
- RTL module named 'hidden unit' does the matrix-vector operations. RTL design adds reconfigurable feature to this module which can be utilized to boost DSP consumption, thereby enhancing parallelism - a feat not attainable with HLS.
- Performance improved dramatically over HLS design, but the design becomes congested with the increase of DSP, limiting high-frequency operation.



Modules block diagram of the RTL design

Model Deployment on FPGA PROCESSING SYSTEM (MICROBLAZE / ARM CORTEX) AXI-TIMER UART CONTROL/DATA BUS (AXI-LITE INTERFACE) Model deployment on targeted datacenter platforms INPUT BRAM CONTROLLER LSTM DDR3 DRAM ACCELERATOR • ZCU104 HBM WEIGHT BRAM VC707 (CUSTOM HLS/ ٠ OUTPUT BRAM RTL IP) U55C • PCIE / JTAG-USB INTERFACE UART HOST PC







ZCU104 (Zynq UltraScale+XCZU7EV-2FFVC1156 MPSoC)

.

VC707 (Virtex-7 XC7VX485TFFG1761-2)

U55C (UltraScale+XCU55C-FSVH2892-2L-E)

Real-time LSTM Modeling Results (HLS)

Results for High-Level Synthesis (HLS) Design

Platform	Bit Precision	LUT	FF	BRAM 36k	DSP	Fmax (MHz)	Latency (µS)	Throughput (GOPS)	GOPS/ LUT	GOPS/ DSP
Virtex 7	FP-32	70380 (23%)	86579 (14%)	41.5 (4%)	712 (25%)	210	8.75	1.28	18.19	1.80
	FP-16	30532 (10%)	36186 (6%)	22 (2%)	224 (8%)	213	7.4	1.51	49.46	6.74
	FP-8	26889 (9%)	20683 (3%)	0 (0%)	30 (1%)	235	6.36	1.76	65.45	58.67
ZCU104	FP-32	78850 (34%)	94936 (21%)	17.5 (16%)	712 (41%)	305	3.74	2.99	37.92	4.20
	FP-16	36458 (16%)	39326 (9%)	10 (3%)	224 (13%)	350	2.92	3.83	105.05	17.10
	FP-8	23575 (10%)	21590 (5%)	0 (0%)	15 (1%)	400	2.83	3.95	167.55	263.33
U55C	FP-32	64930 (5%)	80191 (3%)	29.5 (1%)	711 (8%)	362	6.86	1.63	25.10	2.29
	FP-16	25346 (2%)	31136 (1%)	16 (1%)	224 (2%)	375	4.72	2.36	93.42	10.57
	FP-8	23899 (2%)	17422 (1%)	0 (0%)	15 (0.2%)	380	4.65	2.4	100	160.00

Real-time LSTM Modeling Results (HDL)

Results for Hardware Design Language (HDL) Synthesis Design

Platform	Bit Precision	LUT (%)	FF (%)	BRAM 36k (%)	DSP (%)	Fmax (MHz)	Latency (μS)	Throughput (GOPS)	GOPS/ LUT	GOPS/ DSP
Virtex 7	FP-32	17	16	1	43	150	11.48	0.97	19.34	0.81
	FP-16	22	23	5	41	166	3.71	3.01	45.19	2.64
	FP-8	13	12	5	35	200	3.10	3.61	95.06	3.64
ZCU104	FP-32	22	21	4	69	230	7.11	1.57	31.62	1.31
	FP-16	30	29	15	66	250	2.14	5.21	76.69	4.56
	FP-8	16	16	15	57	300	1.72	6.50	171.61	6.55
U55C	FP-32 FP-16 FP-8	4 5 3	4 5 3	$\begin{array}{c}1\\2\\2\end{array}$	13 13 11	250 256 300	6.826 2.492 2.108	1.64 4.48 5.30	6.83 2.49 2.11	1.37 3.92 5.34

Parallelism study

Effect of Parallelism on HDL Design

- LSTM hardware accelerator replacement created in both Hardware Description Language (HDL) and High Level Synthesis (HLS). HDL exposed more parallelism.
- Software baseline system developed on National Instruments testbed. State prediction output every 500 µs.

Platform	Bit Precision	LUT (%)	DSP (%)	Highest Level of Parallelism	Fmax (MHz)	Latency (µS)
	FP-32	28	69	4 Units	142	5.78
Virtex 7	FP-16	39	72	15 Units	166	2.06
	FP-32	11	38	8 Units	150	2.38
U55C	FP-16	9	22	15 Units	250	1.42



It is possible to use online data-driven models for micro-second tracking of structures during impact.



Acknowledgement



This material is based upon work supported by the Air Force Office of Scientific Research (AFOSR) through award no. FA9550-21-1-0083. This work is also partly supported by the National Science Foundation Grant numbers 1850012 and 1956071. The support of these agencies is gratefully acknowledged. Any opinions, findings, conclusions, or recommendations expressed in this material are those of the authors, and they do not necessarily reflect the views of the National Science Foundation or the United States Air Force.

DISCUSSION





Contact Information: Austin Downey Email: austindowney@sc.edu Github: <u>https://github.com/austindowney</u> Github-Lab: <u>https://github.com/Arts-laboratory/</u>



Molinaroli College of Engineering and Computing UNIVERSITY OF SOUTH CAROLINA

Backup Slides

Model Deployment on RTOS

- A real-time system demonstrates an end-to-end prediction system.
- Signal reproduction is isolated from real-time system performing signal acquisition, state updating, and health estimation.
- Health estimates are communicated back to the host computer.



Experimental System used for ValidationDatasets of Varying ComplexityAir Force Systems



Dataset Layout

https://github.com/High-Rate-SHM-Working-Group/Dataset-5-Extended-Impact-Testing/tree/main/data/dataset-2

Dataset-5-Extended-Impact-Texting / data / dataset-2 /				
Name.	Last commit message			
(a) and (b) and (c) an				
ats-1	Delete README.mit			
media/initial_microscope_images	added image annotation file			
C README.md	Update READMEmo			
README.md				

Dataset 2

Dataset 2 consists of 32 tests performed May 5 2023. Tests were performed consecutively on the same PCB. Following each impact test, impedance was measured at five LCR excitation frequencies. The folder also contains a python file with a demonstration for extracting data from the Jvm files and plotting, and figures plotting the acceleration and measured impedance.

